

New Tools and Standards Boost Embedded Systems Performance

Rodger Hosking Pentek, Inc.

Embedded Tech Trends January 2017

Topics

New Challenges for Real-time Embedded Systems


- Evolving Xilinx FPGA Technology
- JESD204B Gigabit Serial Peripheral Interfaces
- AXI4 Interconnect Standard
- Navigator Design Tools














Challenges for Real-Time Embedded Systems


- Increased Component Density
- Higher Device Complexity
- Higher-Speed Data Converters
- Faster Device and Board Interfaces
- Longer Development Cycles
- New Technology Insertion
- Design Portability
- Reliability and Maintainability
- Life Cycle Management
- SWaP-C


- New Device Technology
 - Geometry and process improvements
- Faster Interconnect Technology
 - Migration to gigabit serial links
- Open Hardware Standards
 - Boards, Backplanes, & Chassis
 - Links, Protocols & Interfaces
- Open FPGA Standards
 - HDL & Module Interfaces
- Graphically Oriented Design Tools
 - Block Diagram Design Entry
- High-Level Software Tools
 - API with Layered Modules

Evolution of Xilinx FPGA Series



Comparing Virtex-6, Virtex-7, & Kintex UltraScale






- Excellent range of FPGA resources for the same XMC I/O function
 - Scalable by more than a factor of 10
 - Customer can choose the most cost effective solution
 - Eases upgrades and new technology insertion
 - Minimizes life cycle support issues
- Kintex UltraScale Compared with Virtex-6 and Virtex-7
 - Cost per Logic Cell and DSP Slice Reduced by 30% to 50%
 - Power dissipation reduced by 20% to 40%

Factory Installed FPGA Features Simplify Development

Acquisition Engines

- Pre-Triggering & Delayed-Triggering
- Radar Range Gate Generation
- Synchronous across boards
- Multiband Digital Downconverters
 - Decimation from 2 to 65K
 - Bandwidths from 80 MHz to 3 kHz
- Real Time Power Meters
 - Energy detection
 - Programmable threshold interrupts
- Metadata Generators
 - Precise Time-stamping
 - Channel ID & block counter
- Linked List DMA Controllers
 - Delivers Data Blocks across PCIe to System Memory




LVDS Data Converter Interfaces


- Traditional Data Converters Use Parallel LVDS I/O
 - Each clock or clock edge transfers one bit for each data sample
 - Data clock and A/D clock are the same one sample per clock
 - Example: A 12-bit A/D requires one LVDS pair per bit
- Advantages

ENTEK

- Simple
- Easy to change sample rate with no changes in the FPGA
- Disadvantages
 - Consumes FPGA I/O pins
 - Requires many PCB traces
 eats up real estate & layers
 - High speed data converters need multiple banks of LVDS pairs



LVDS 12 LVDS Pairs = 24 PCB traces



Aggregate Rate: 5.4 GB/sec

8

JEDS204B Gigabit Serial Data Converter Interfaces


JESD204B Gigabit Serial Interface

- Gigabit serial links up to 12.5 Gbaud
- Different data framing for each mode
- Data scrambler, alignment codes, 8B10B channel coding, idle patterns, etc.

Advantages

ENTEK


- Far fewer traces, but require strict layout and matching
- Uses native GTX and GTH gigabit serial I/O pins of FPGAs
- Supports higher sample rates, DDCs, and channel counts
- Disadvantages
 - Many data frame modes including DDC modes with different bandwidths
 - Converter sample rate and gigabit serial rates are locked at fixed ratio
 - Changing sample rates and modes requires changing JESD204B clock rate of the FPFA JESD204B receivers – inconvenient!
- COTS vendors must abstract these complexities from the user
 - Requires extensive investments in software and FPGA tools



Copyright © 2016, Texas Instruments Incorporated

JESD204B

4 Gbit Pairs



Aggregate Rate: 5.25 GB/sec



NITEK

- AXI (Advanced eXtensible Interface) is part of the ARM[®] AMBA[®] (Advanced Microcontroller Bus Architecture)
- It is an open standard, on-chip interconnect specification for functional blocks in SoC (system-on-chip) designs
- The AMBA 4 AXI4 specifications were introduced in 2010
- Due to larger and more complex IP for FPGAs, Xilinx adopted AXI4 as the interface standard for IP blocks to communicate in their Vivado tools
- Now both Xilinx and Altera have embraced AXI4 not only for interconnecting FPGA IP blocks, but also for on-chip processors and peripherals




Why Use AXI4 in FPGAs?

AXI4 handles much of the "housekeeping" like matching speeds and data widths between blocks


INTEK

- Customers who follow the AXI4 guidelines when creating custom IP from scratch can expect the IP to connect to existing AXI4 IP
- AXI4 eases integration and interfacing of IP cores from vendors like Xilinx and other third parties with "plug and play" compatibility
- AXI4 abstraction of interconnects simplifies graphically oriented block diagram-type design environments such as the Xilinx IP Integrator
- Entire buses can be abstracted into single "wires."
- Improves productivity, portability and reusability





Pentek Navigator IP is delivered as AXI4 Blocks



Designing IP with VHDL


PENTER

💪 px71860 - [E:/Gateflow/Jade/px71860.xpr] - Vivado 2015.2		
File Edit Flow Tools Window Layout View Help		
💙 🏄 📄 🗈 🕫 🕼 🗙 💙	🕨 🔈 🕨 📸 🍪 💥 ∑ 🧔 😬 Default Layout 🛛 👻 🔌	🦒 🕄
Flow Navigator	Block Design - p71860_infrastructure	×
🔍 🔀 ⊜	Sources _ 🗆 🗠 🗡	🖫 Diagram 🗙 🔯 Address Editor 🗙 🚰 Diagram -hmc_intrfc 🗙 🚰 Diagram -hmc_init1 🗙 🞯 p71860.vhd 🗙 🛞 p71860.infrastructure_wrapper.vhd 🗙 🚆 Diagram -pcie.support 🗙 🐺 Diagram -pcie.support
	 < 🔀 🖨 📑 🔂 	E:/Gateflow/Jade/px71860.px71860.srcs/sources_1/imports/new/p71860.vhd
Project Manager		1409);
R Project Settings	🖻 🗁 Synthesis (2183)	
Add Sources	P p71860_infrastructure_axis_sync_ram_broadcaster_0 (p71860 infrastructure axis pcie rg switch 0 (27)	1411 Generate idelaycntrl reset 1412 process (ref_clk)
V Language Templates	p71860_infrastructure_axis_hmc_rsp_broadcaster_0 (1	1413 begin
IP Catalog		1413 begin 1414 if rising edge (ref_clk) then
	P p71860_infrastructure_axis_misc_entl_broadcaster_0 (⊕ ⊕ p71860 infrastructure xlconstant 0 0 (2)	1415 if idelayctrl_cntr /= x"FF" then
4 IP Integrator	p71860_infrastructure_xlconstant_1_0 (2)	X 1416 idelayctrl_ontr <= idelayctrl_ontr + 1;
Create Block Design	p71860_infrastructure_xlconcat_0_0 (2)	1417 end if; 1418 if idelayctrl_cntr(7) = '0' then
Gen Block Design	P1860_infrastructure_axis_sync_ram_broadcaster_1 (p1860_infrastructure_hmc_rsp_axis_broadcaster_0 (1	1419 idelayetri est e '1';
🎨 Generate Block Design		1420 else
	p71860_infrastructure_axis_sync_ram_broadcaster_2	
 Simulation 	p71860_infrastructure_axis_hmc_rsp_broadcaster_1 (1 p71860_infrastructure_axis_hmc_rqst_switch_1 (27)	1422 end if;
imulation Settings		1423 end if;
🔍 Run Simulation		1424 end process;
		1425 1426 IDELAYCTRL inst1 : IDELAYCTRL
 ARTL Analysis 	Hierarchy IP Sources Libraries Compile Order	1427 DOLTARD (1911 - 1912 ALCONE
🏀 Elaboration Settings	& Sources B Design @ Signals	1428 RDY => open, 1-bit output: Ready output
Den Elaborated Design		1429 REFCLK => ref_clk, 1-bit input: Reference clock input
 Synthesis 	Source File Properties _ C X	1430 RST => idelayctrl_rst 1-bit input: Active high reset input
Synthesis Settings	i 🗢 🔶 🔯 🦎	1431); 1432
Run Synthesis	p71860_infrastructure_axis_sync_ram_broadcaster_0.xci	1432
		1434 cfg spc BUFG inst : BUFG
Den Synthesized Design	IP name: AXI4-Stream Broadcaster	1435 port map (
 Implementation 	Version: 1.1 (Rev. 5)	1436 0 => bufg_cfg_spc_sck, 1-bit output: Buffer
Implementation Settings	Interfaces: AXI4-Stream	1437 I => CFG_SPC_SCK 1-bit input: Buffer
	Description: The AXI4-Stream Broadcaster IP provides the ability to replicate one SI stream onto multiple MI	1438);
Run Implementation	stream channels.	1439
Open Implemented Design	Status: Pre-Production +	
Program and Debug	License: Included	
	General Properties IP	🔀 Eind: VP_VN_VN 👻 🞯 Find Next @ Find Previous 🚍 Highlight 🔤 Match Case 🔄 Whole Words 0 Match(es)
🔞 Bitstream Settings		
Den Hardware Manager	Q 🔀 😝	
	<pre>Synth_1 Synth_1 S</pre>	
		III
	Synthesis Implementation Simulation	
	🔚 Td Console 💭 Messages 🔀 Log 🐠 IP Status 🕒 Reports	3) Design Runs

14

Graphical AXI4 IP Design with Xilinx Vivado IP Integrator

15




Divado Tcl 4-78] Error(s) found during DRC Opt design pot run.

ZENITEK





Direct mapping of BSP API Functions and FPGA IP Modules simplifies software support for customer developed IP




52131: 8-Ch 250 MHz 16-bit A/D + DDCs 3U VPX Module

Kintex UltraScale FPGA

- KU035, KU060, or KU115
- Eight 250 MHz 16-bit A/Ds
 - Texas Inst ADS42LB69
 - Full 200 MHz Bandwidth
 - JESD204B Interfaces

- Eight Multiband DDCs
 - Decimation from 2 to 64K
- 5 GB DDR4 2400 MHz SDRAM
- VITA 66.4 Optical I/O
 - 8 GB/sec to Backplane
- PCIe Gen 3 x8

- Sample Clock Synthesizer
- Multi-channel Synchronization
- Navigator FPGA Design Kit
- Navigator Board Support API
- Releasing at ETT Show Today!





Solutions for Real-Time Embedded Systems

New Device Technology

- Geometry and process improvements
- Faster Interconnect Technology
 - Migration to gigabit serial links
- Open Hardware Standards
 - Boards, Backplanes, & Chassis
 - Links, Protocols & Interfaces
- Open FPGA Standards
 - HDL & Module Interfaces
- Graphically Oriented Design Tools
 - Block Diagram Design Entry
- - API with Layered Modules

- Kintex UltraScale FPGA
 - More Resources, Lower Power & Cost
 - JESD204B Interconnect Standard
 - Faster, fewer wires, less space
 - VITA 66.4 Optical Backplane
 - Blind mating, eliminates front connectors
 - Fast, long distance data links
 - AXI4 IP Interconnects
 - Graphical design, portability, reusability
 - Xilinx Vivado IP Integrator
 - Graphically connects AXI4 IP Blocks
- High-Level Software Tools Pentek Navigator Tool Suite
 - API Libraries, AXI4 FPGA IP Blocks



Thank You!! –

Questions??

